VLSI Lab : VLSI LaboratoryLink to Lab Webpage

This lab is a part of the RISE group.
Research AreasSoftware Aspects, Design Automation, Network Security, Digital VLSI, Formal Design Verification.
MembersFaculty : V. Kamakoti, Pratyush Kumar, Chester Rebeiro.

Students/Scholars :

Project Staffs :

Recent Publications
  • An Algorithmic Approach to Formally Verify an ECC Library.  
           Keerthi K. , Chester Rebeiro , Aritra Hazra
          Appeared in ACM Trans. Design Autom. Electr. Syst., Vol 23, pp.63:1-63:26, Jan 2018
  • XFC: A Framework for eXploitable Fault Characterization in Block Ciphers.  
           Punit Khanna , Chester Rebeiro , Aritra Hazra
          Appeared in Proceedings of the 54th Annual Design Automation Conference, DAC 2017, Austin, TX, USA, June 18-22, 2017, pp.8:1-8:6, Jun 2017
  • Accelerating OpenSSL's ECC with low cost reconfigurable hardware.  
           Debapriya Basu Roy , Shubham Agrawal , Chester Rebeiro , Debdeep Mukhopadhyay
          Appeared in International Symposium on Integrated Circuits, ISIC 2016, Singapore, December 12-14, 2016, pp.1-4, Dec 2016

Sponsored Projects

© 2016 - All Rights Reserved - Dept of CSE, IIT Madras
Website Credits