

# Polylog Thresholds are computable in $AC^0$

D.Vamsi Krishna  
CS09B006

# AC<sup>0</sup>

- Consists of all families of circuits of depth  $O(1)$  and polynomial size, with unlimited-fanin AND gates and OR gates. (We allow NOT gates only at the inputs).

- Given  $n$  bits ,

$$\text{Th}_r^n(x_1, x_2, \dots, x_n) = 1 \text{ if at least } r \text{ bits of } n \text{ bits are } 1 \\ = 0 \text{ otherwise.}$$

- $\text{Th}_r^n(x_1, x_2, \dots, x_n)$  , when  $r = O(1)$  is in  $AC^0$ .

# Log Threshold

- $\text{Th}_r^n(x_1, x_2, \dots, x_n)$ , where  $r = O(\log(n))$  has no obvious  $\text{AC}^0$  circuit.
- Can we somehow reduce the problem ?

# Idea

- The idea is to hash the input bits which are 1 without collisions on to a set of size  $t (= 2 \cdot \log^2(n))$ .
- Can we can do this (Hashing without collisions ) when number of 1's in input bits are atmost  $\log(n)$ ? (Relaxing the above condition).
- This is sufficient in our case as we have to check only whether atleast  $\log(n)$  input bits are 1.

# Idea

- The task that remains is , to find a  $AC^0$  circuit for deciding a  $\log(n)$  threshold out of  $t( = 2 \cdot \log^2(n))$  bits.
- $Th_{\log(n)}^t(z_1, z_2, \dots, z_t)$   
 $= \neg \text{COMP}(\log(n), \text{LogItAdd}(w_1, w_2, \dots, w_{\log(n)}))$
- $w_i = \text{Bcount}(z_{1+(i-1) \cdot 2\log(n)}, z_{2+(i-1) \cdot 2\log(n)}, \dots, z_{i \cdot 2\log(n)})$
- Each  $w_i$  depends on  $\log(n)$  bits and hence in  $AC^0$ .
- $\text{COMP}$  ,  $\text{LogItAdd}$  are in  $AC^0$ .

# LogItAdd

- Given  $\log(n)$  ,  $n$  bit numbers , can we get a  $AC^0$  circuit for generating the sum ?

# LogItAdd

- Given  $\log(n)$  ,  $n$  bit numbers , can we get a  $AC^0$  circuit for generating the sum ?
- A truth table for  $\log(n)$  bits would have  $2^{\log(n)}$  ( $= n$  ) rows with  $\log\log(n)$  output bits.
- Each of  $\log\log(n)$  bits can be realized by an  $AC^0$  circuit of depth 2 with  $o(n)$  gates.

# LogItAdd

- Given  $\log(n)$  ,  $n$  bit numbers , can we get a  $AC^0$  circuit for generating the sum ?
- A truth table for  $\log(n)$  bits would have  $2^{\log(n)}$  ( $= n$  ) rows with  $\log\log(n)$  output bits.
- Each of  $\log\log(n)$  bits can be realized by an  $AC^0$  circuit of depth 2 with  $o(n)$  gates.
- How to add the obtained  $n \log\log(n)$  bits ?



# LogItAdd

- Take the diagonals and lay out them horizontally.


# LogItAdd

- Take the diagonals and lay out them horizontally.
- Our problem now reduces to adding  $\log\log(n)$  ,  
n-bit numbers .

# LogItAdd

- Take the diagonals and lay out them horizontally.
- Our problem now reduces to adding  $\log\log(n)$  ,  
n-bit numbers .
- Recursion !
- Close recursion by brute force.
- Take  $\log(n)/\log\log(n)$  columns .

# LogItAdd



# LogItAdd

- The positioning is such that the carry for a block fully overlaps with the sum of the next block.
- Now we have to add these two set of numbers which can be done in  $AC^0$ .

# Log Threshold

- We can get a  $AC^0$  circuit using a hashing family  $H$ , which is as follows :
  - Pick any prime number 'p' in the range  $n, \dots, 2n$  (such a prime must exist ?).

# Log Threshold

- We can get a  $AC^0$  circuit using a hashing family  $H$ , which is as follows :
  - Pick any prime number 'p' in the range  $n, \dots, 2n$  (such a prime must exist - Bertrand Postulate).

# Log Threshold

- We can get a  $AC^0$  circuit using a hashing family  $H$ , which is as follows :
  - Pick any prime number 'p' in the range  $n, \dots, 2n$  (such a prime must exist - Bertrand Postulate).
  - Then the functions  $h_\alpha$  for each  $\alpha \in [p-1]$ , where  $h_\alpha(u) = (\alpha \cdot u \bmod p) \bmod t$ ,  $t \in \mathbb{N}$ .
  - For Log Threshold  $t = 2\log^2 n$  gives us a  $AC^0$  circuit.



# Hash Family

- The hash family  $H$  ensures us for some input  $x$  with at most  $\log(n)$  ones, there exists a  $h_\alpha$  which doesn't witness a collision of 1s.
- Proof:
  - Assume the contrary that for some input  $x$  with at most  $\log(n)$  ones, every  $h_\alpha$  witnesses a collision of 1s. Without the loss of generality, assume that  $x$  has exactly  $\log(n)$  ones.

## Proof Continued..

- Let the input bits are indexed by the set  $[n]$   
 $=\{1,2,\dots,n\}$ .  
 $W=\{(\alpha,u,v) \mid \alpha \in [p-1], u,v \in S, h_\alpha(u)=h_\alpha(v)\}$ .  
 $S \subseteq [n]$  be the set of positions where the input bits are 1.
- Clearly  $W$  has atleast one triple for each  $\alpha$  ,  
 $|W| \geq p-1$  .
- Consider any pair of distinct elements  $u,v \in S$ .

## Proof Continued..

- For a collision to occur , we should have
$$(\alpha \cdot u \bmod p) = (\alpha \cdot v \bmod p) \pmod t .$$
$$\Rightarrow (\alpha \cdot u \bmod p) - (\alpha \cdot v \bmod p) = q \cdot t \quad \text{for some}$$
$$q \in \{ - \text{Floor}( (p-1)/t ), \dots, 0, \dots, \text{Floor}( (p-1)/t ) \} .$$
- As  $p$  is prime there are atmost  $2 \cdot \text{Floor}( (p-1)/t ) - 1$  bad  $\alpha$  's for a fixed pair.
- $|W| \leq (\# \text{ of pairs } u, v \in S ) \cdot (\# \text{ of bad } \alpha \text{ 's for } u, v)$ 
$$\leq {}^{\log(n)}C_2 \cdot 2 \cdot \text{Floor}( (p-1)/t ) - 1$$

## Proof Continued..

- Using  $t = 2 \log^2(n)$  we get

$$p-1 \leq |W| \leq (p-1)/2$$

that is  $(p-1) \leq (p-1)/2$  .

- A contradiction !
- So our assumption is false proving our claim.

# Some Definitions

- For  $\alpha \in [p-1]$  ,  $j \in T$  ,  $i \in [n]$   
 $B_{\alpha,j,i} = 1$  if  $i \in [n]$  is mapped by  $h_\alpha$  to  $j$ .  
0 otherwise.
- Clearly each of  $B_{\alpha,j,i}$  is independent of  $x$  and depends only on  $\alpha,j,i$  and hence can be hardwired.
- For any input  $x$  ,  
 $D_{\alpha,j}(x) = 1$  if there is a collision of 1's from input  $x$   
into position  $j$ .  
= 0 other wise .

# Some Definitions

$C_\alpha(\mathbf{x}) = 1$  if  $h_\alpha$  perfectly hashes  $S$   
 $= 0$  otherwise .

One can see that

- $C_\alpha(\mathbf{x}) = \bigwedge_{j=1}^t \neg D_{\alpha,j}(\mathbf{x})$  .
- $D_{\alpha,j}(\mathbf{x}) = \text{Th}_2^n(x_1 \wedge B_{\alpha,j,1}, x_2 \wedge B_{\alpha,j,2}, \dots, x_n \wedge B_{\alpha,j,n})$
- Clearly , these all are in  $AC^0$ .

# Final Circuit

- $$\left[ \bigwedge_{\alpha \in [p-1]} \neg C_\alpha \right] \bigvee \left[ \bigvee_{\alpha \in [p-1]} \left( C_\alpha \wedge \text{Th}_{\log(n)}^t(z_{1,\alpha}, z_{2,\alpha}, \dots, z_{t,\alpha}) \right) \right].$$
- $$z_{j,\alpha} = \bigvee_{i \in [n]: B_{\alpha,j,i} = 1} x_i = \bigvee_{i \in [n]} x_i \wedge B_{\alpha,j,i}$$

# Conclusion

- The idea used here can be extended to prove that polylog thresholds are in  $AC^0$ .



*Thank You*